OLED MODULE

MODULE NO. :

KSEOM09101-4 SERIES

Customer:
Approved by:

Approved by	Checked by	Prepared by

GENERAL SPECIFICATION

MODULE NO. :

CUSTOMER P/N:

VERSION NO.	CHANGE DESCRIPTION	DATE
0	ORIGINAL VERSION	2014/08/20

CONTENTS

1. FUNCTIONS & FEATURES

⌘   LCD TYPE:

| MODULE MODEL	LCD TYPE	REMARK
KSEOM09101W-4	0.91" OLED Passive Matrix White	
KSEOM09101B-4	0.91" OLED Passive Matrix Blue	

⌘   Driving Scheme   : 1/64 Duty,

⌘   Drive IC   : SSD1306

⌘   Power Supply Voltage   : 3.0V

⌘

⌘ V_{CC} : 9.0V

⌘   Interface   : IIC

⌘   RoHS Compliant

2. MECHANICAL SPECIFICATIONS

⌘   Module Size   : 30.00 (L) x12.00 (W) x2.70Max (T) mm

⌘   Viewing Area   : 24.384(L) x 7.584 (W) mm

⌘   Active Area   : 22.384 (L) x 5.584 (W) mm

⌘   Dot Pitch   : 0.175 (W) x 0.175 (H) mm

⌘   Dot Size   : 0.159 (W) x 0.159 (H) mm

3. EXTERNAL DIMENSIONS (⊕⊏ unit: mm)

Specifications:
1. Display : OLED(White).
2. Dot Matrix: 128*32
3. Dot Size: 0.159*0.159mm
4. Dot Pitch: 0.175*0.175mm
5. VDD=3.0V~5.0V
6. Active Area : 22.384*5.584mm
7. Drive IC: SSD1306BZ
8. With ” * ” Mark Dimensions Are Important Dimensions.

8.3

2.70MAX

12.00

p2.54*3=7.62

1.94

1.50

1

4

1.10

2.10

PULL TAPE
15*5MM

Single Tape

128*32 DOTS 0.91"

30.00±0.2

26.60±0.2

24.384(V/A)

22.384(A/A)

5.584(A/A)

2.10

3.00

7.584(V/A)

1.10

11.50±0.2

1.23±0.15
(w/o handler)

SEG&COM Layout

S127~S0

C0~C31

0.175

0.159

0.175

0.159

4. BLOCK DIAGRAM

5. PIN ASSIGNMENT

PIN	SYMBOL	Descriptions
1	GND	Ground of Logic Circuit
2	VDD	Power Supply for Logic
3	SCK	Serial clock input.
4	SDA	Serial data input.

6. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	V_{DD}	-0.3	4	V	1, 2
Supply Voltage for Display	V_{CC}	0	16	V	1, 2
Supply Voltage for DC/DC	V_{BAT}	*-0.3*	*5*	*V*	*1, 2*
Operating Temperature	T_{OP}	-40	85	°C	
Storage Temperature	T_{STG}	-40	85	°C	3
Life Time (120 cd/m^2)		10,000	-	hour	4
Life Time (80 cd/m^2)		30,000	-	hour	4
Life Time (60 cd/m^2)		50,000	-	hour	4

Note 1: All the above voltages are on the basis of "V_{SS} = 0V".
Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.
Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.
Note 4: V_{CC} = 12.0V, T_a = 25°C, 50% Checkerboard.
       Software configuration follows Section 4.4 Initialization.
       End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

7. ELECTRICAL CHARACTERISTICS

7.1. Optics Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness (Vcc Supplied Externally)	L_{br}	Note 5	150	-	-	cd/m^2
Brightness (Vcc Generated by Internal DC/DC)	L_{br}	*Note 6*	*150*	*180*	*-*	*cd/m^2*
C.I.E. (White)	(x) (y)	C.I.E. 1931	0.28 0.31	0.32 0.35	0.36 0.39	
Dark Room Contrast	CR		-	2000:1	-	
Viewing Angle			-	Free	-	degree

* Optical measurement taken at V_{DD} = 2.8V, V_{CC} = 8V.
Software configuration follows Section 4.4 Initialization.

7.2. DC CHARACTERISTICS

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage for Logic	V_{DD}		1.65	2.8	3.3	V
Supply Voltage for Display (Supplied Externally)	V_{CC}	Note 5 (Internal DC/DC Disable)	6.4	-	9.0	V
Supply Voltage for DC/DC	V_{BAT}	Internal DC/DC Enable	3.5	-	4.2	V
Supply Voltage for Display (Generated by Internal DC/DC)	V_{CC}	Note 6 (Internal DC/DC Enable)	6.4	-	9	V
High Level Input	V_{IH}	$I_{OUT} = 100\mu A$, 3.3MHz	$0.8 \times V_{DD}$	-	V_{DD}	V
Low Level Input	V_{IL}	$I_{OUT} = 100\mu A$, 3.3MHz	0	-	$0.2 \times V_{DD}$	V
High Level Output	V_{OH}	$I_{OUT} = 100\mu A$, 3.3MHz	$0.9 \times V_{DD}$	-	V_{DD}	V
Low Level Output	V_{OL}	$I_{OUT} = 100\mu A$, 3.3MHz	0	-	$0.1 \times V_{DD}$	V
Operating Current for V_{DD}	I_{DD}		-	180	300	μA
Operating Current for V_{CC} (V_{CC} Supplied Externally)	I_{CC}	Note 7	-	10	16	mA
Operating Current for V_{BAT} (V_{CC} Generated by Internal DC/DC)	I_{BAT}	Note 8	-	23.0	29.0	mA
Sleep Mode Current for V_{DD}	$I_{DD, SLEEP}$		-	1	5	μA
Sleep Mode Current for V_{CC}	$I_{CC, SLEEP}$		-	2	10	μA

Note 5 & 6: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 7: $V_{DD} = 2.8V$, $V_{CC} = 8V$, 100% Display Area Turn on.

Note 8: $V_{DD} = 2.8V$, $V_{CC} = 8V$, 100% Display Area Turn on.

* Software configuration follows Section 4.4 Initialization.

7.3.AC CHARACTERISTICS

1 I²C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	2.5	-	μs
t_{HSTART}	Start Condition Hold Time	0.6	-	μs
t_{HD}	Data Hold Time (for "SDA$_{OUT}$" Pin)	0	-	ns
	Data Hold Time (for "SDA$_{IN}$" Pin)	300		ns
t_{SD}	Data Setup Time	100	-	ns
t_{SSTART}	Start Condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	μs
t_{SSTOP}	Stop Condition Setup Time	0.6	-	μs
t_R	Rise Time for Data and Clock Pin		300	ns
t_F	Fall Time for Data and Clock Pin		300	ns
t_{IDLE}	Idle Time before a New Transmission can Start	1.3	-	μs

* (V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)

8. COMMANDS

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)

1. Fundamental Command Table

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	81	1	0	0	0	0	0	0	1	Set Contrast Control	Double byte command to select 1 out of 256
0	A[7:0]	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0		contrast steps. Contrast increases as the value increases. (RESET = 7Fh)
0	A4/A5	1	0	1	0	0	1	0	X_0	Entire Display ON	A4h, X_0=0b: Resume to RAM content display (RESET) Output follows RAM content A5h, X_0=1b: Entire display ON Output ignores RAM content
0	A6/A7	1	0	1	0	0	1	1	X_0	Set Normal/Inverse Display	A6h, X[0]=0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel A7h, X[0]=1b: Inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel
0	AE AF	1	0	1	0	1	1	1	X_0	Set Display ON/OFF	AEh, X[0]=0b:Display OFF (sleep mode) (RESET) AFh X[0]=1b:Display ON in normal mode

2. Scrolling Command Table

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	26/27	0	0	1	0	0	1	1	X_0	Continuous Horizontal Scroll Setup	26h, X[0]=0, Right Horizontal Scroll 27h, X[0]=1, Left Horizontal Scroll (Horizontal scroll by 1 column)
0	A[7:0]	0	0	0	0	0	0	0	0		A[7:0] : Dummy byte (Set as 00h)
0	B[2:0]	*	*	*	*	*	B_2	B_1	B_0		B[2:0] : Define start page address
0	C[2:0]	*	*	*	*	*	C_2	C_1	C_0		C[2:0] : Set time interval between each scroll step in terms of frame frequency
0	D[2:0]	*	*	*	*	*	D_2	D_1	D_0		D[2:0] : Define end page address
0	E[7:0]	0	0	0	0	0	0	0	0		The value of D[2:0] must be larger or equal to B[2:0]
0	F[7:0]	1	1	1	1	1	1	1	1		E[7:0] : Dummy byte (Set as 00h) F[7:0] : Dummy byte (Set as FFh)

B[2:0] start page address:

000b – PAGE0	011b – PAGE3	110b – PAGE6
001b – PAGE1	100b – PAGE4	111b – PAGE7
010b – PAGE2	101b – PAGE5	

C[2:0] frame frequency:

000b – 5 frames	100b – 3 frames
001b – 64 frames	101b – 4 frames
010b – 128 frames	110b – 25 frame
011b – 256 frames	111b – 2 frame

D[2:0] end page address:

000b – PAGE0	011b – PAGE3	110b – PAGE6
001b – PAGE1	100b – PAGE4	111b – PAGE7
010b – PAGE2	101b – PAGE5	

2. Scrolling Command Table

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	29/2A	0	0	1	0	1	0	X_1	X_0	Continuous Vertical and Horizontal Scroll Setup	29h, X_1X_0=01b : Vertical and Right Horizontal Scroll
0	A[2:0]	0	0	0	0	0	0	0	0		2Ah, X_1X_0=10b : Vertical and Left Horizontal Scroll (Horizontal scroll by 1 column)
0	B[2:0]	*	*	*	*	*	B_2	B_1	B_0		A[7:0] : Dummy byte
0	C[2:0]	*	*	*	*	*	C_2	C_1	C_0		
0	D[2:0]	*	*	*	*	*	D_2	D_1	D_0		B[2:0] : Define start page address
0	E[5:0]	*	*	E_5	E_4	E_3	E_2	E_1	E_0		

B[2:0] : Define start page address

000b – PAGE0	011b – PAGE3	110b – PAGE6
001b – PAGE1	100b – PAGE4	111b – PAGE7
010b – PAGE2	101b – PAGE5	

C[2:0] : Set time interval between each scroll step in terms of frame frequency

000b – 5 frames	100b – 3 frames
001b – 64 frames	101b – 4 frames
010b – 128 frames	110b – 25 frame
011b – 256 frames	111b – 2 frame

D[2:0] : Define end page address

000b – PAGE0	011b – PAGE3	110b – PAGE6
001b – PAGE1	100b – PAGE4	111b – PAGE7
010b – PAGE2	101b – PAGE5	

The value of D[2:0] must be larger or equal to B[2:0]

E[5:0] : Vertical scrolling offset
e.g. E[5:0]= 01h refer to offset =1 row
E[5:0] =3Fh refer to offset =63 rows

Note
[1] No continuous vertical scrolling is available.

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	2E	0	0	1	0	1	1	1	0	Deactivate scroll	Stop scrolling that is configured by command 26h/27h/29h/2Ah.

Note
[1] After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setup commands :26h/27h/29h/2Ah with the following valid sequences:

Valid command sequence 1: 26h ;2Fh.
Valid command sequence 2: 27h ;2Fh.
Valid command sequence 3: 29h ;2Fh.
Valid command sequence 4: 2Ah ;2Fh.

For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command, i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.

2. Scrolling Command Table

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	A3	1	0	1	0	0	0	1	1	Set Vertical Scroll Area	A[5:0] : Set No. of rows in top fixed area. The No. of
0	A[5:0]	*	*	A_5	A_4	A_3	A_2	A_1	A_0		rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0).[RESET = 0]
0	B[6:0]	*	B_6	B_5	B_4	B_3	B_2	B_1	B_0		

B[6:0] : Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64]

Note
[1] A[5:0]+B[6:0] <= MUX ratio
[2] B[6:0] <= MUX ratio
[3a] Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[6:0]
[3b] Set Display Start Line ($X_5X_4X_3X_2X_1X_0$ of 40h~7Fh) < B[6:0]
[4] The last row of the scroll area shifts to the first row of the scroll area.
[5] For 64d MUX display
A[5:0] = 0, B[6:0]=64 : whole area scrolls
A[5:0]= 0, B[6:0] < 64 : top area scrolls
A[5:0] + B[6:0] < 64 : central area scrolls
A[5:0] + B[6:0] = 64 : bottom area scrolls

3. Addressing Setting Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	00~0F	0	0	0	0	X_3	X_2	X_1	X_0	Set Lower Column Start Address for Page Addressing Mode	Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. **Note** [1] This command is only for page addressing mode
0	10~1F	0	0	0	1	X_3	X_2	X_1	X_0	Set Higher Column Start Address for Page Addressing Mode	Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. **Note** [1] This command is only for page addressing mode
0 0	20 A[1:0]	0 *	0 *	1 *	0 *	0 *	0 *	0 A_1	0 A_0	Set Memory Addressing Mode	A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid
0 0 0	21 A[6:0] B[6:0]	0 * *	0 A_6 B_6	1 A_5 B_5	0 A_4 B_4	0 A_3 B_3	0 A_2 B_2	0 A_1 B_1	1 A_0 B_0	Set Column Address	Setup column start and end address A[6:0] : Column start address, range : 0-127d, (RESET=0d) B[6:0]: Column end address, range : 0-127d, (RESET =127d) **Note** [1] This command is only for horizontal or vertical addressing mode.

3. Addressing Setting Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0 0 0	22 A[2:0] B[2:0]	0 * *	0 * *	1 * *	0 * *	0 * *	0 A_2 B_2	1 A_1 B_1	0 A_0 B_0	Set Page Address	Setup page start and end address A[2:0] : Page start Address, range : 0-7d, (RESET = 0d) B[2:0] : Page end Address, range : 0-7d, (RESET = 7d) **Note** [1] This command is only for horizontal or vertical addressing mode.
0	B0~B7	1	0	1	1	0	X_2	X_1	X_0	Set Page Start Address for Page Addressing Mode	Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0]. **Note** [1] This command is only for page addressing mode

4. Hardware Configuration (Panel resolution & layout related) Command Table

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	40~7F	0	1	X_5	X_4	X_3	X_2	X_1	X_0	Set Display Start Line	Set display RAM display start line register from 0-63 using $X_5X_4X_3X_2X_1X_0$. Display start line register is reset to 000000b during RESET.
0	A0/A1	1	0	1	0	0	0	0	X_0	Set Segment Re-map	A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET) A1h, X[0]=1b: column address 127 is mapped to SEG0
0	A8	1	0	1	0	1	0	0	0	Set Multiplex Ratio	Set MUX ratio to N+1 MUX N=A[5:0] : from 16MUX to 64MUX, RESET= 111111b (i.e. 63d, 64MUX) A[5:0] from 0 to 14 are invalid entry.
0	A[5:0]	*	*	A_5	A_4	A_3	A_2	A_1	A_0		
0	C0/C8	1	1	0	0	X_3	0	0	0	Set COM Output Scan Direction	C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N −1] C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0 Where N is the Multiplex ratio.
0	D3	1	1	0	1	0	0	1	1	Set Display Offset	Set vertical shift by COM from 0d~63d The value is reset to 00h after RESET.
0	A[5:0]	*	*	A_5	A_4	A_3	A_2	A_1	A_0		
0	DA	1	1	0	1	1	0	1	0	Set COM Pins Hardware Configuration	A[4]=0b, Sequential COM pin configuration A[4]=1b(RESET), Alternative COM pin configuration
0	A[5:4]	0	0	A_5	A_4	0	0	1	0		A[5]=0b(RESET), Disable COM Left/Right remap A[5]=1b, Enable COM Left/Right remap

5. Timing & Driving Scheme Setting Command Table

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	D5	1	1	0	1	0	1	0	1	Set Display Clock Divide Ratio/Oscillator Frequency	A[3:0] : Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1)
0	A[7:0]	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0		A[7:4] : Set the Oscillator Frequency, F_{OSC}. Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 1000b Range:0000b~1111b Frequency increases as setting value increases.
0	D9	1	1	0	1	1	0	0	1	Set Pre-charge Period	A[3:0] : Phase 1 period of up to 15 DCLK clocks 0 is invalid entry (RESET=2h)
0	A[7:0]	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0		A[7:4] : Phase 2 period of up to 15 DCLK clocks 0 is invalid entry (RESET=2h)
0	DB	1	1	0	1	1	0	1	1	Set V_{COMH} Deselect Level	A[6:4] / Hex code / V_{COMH} deselect level: 000b / 00h / ~ 0.65 x V_{CC}; 010b / 20h / ~ 0.77 x V_{CC} (RESET); 011b / 30h / ~ 0.83 x V_{CC}
0	A[6:4]	0	A_6	A_5	A_4	0	0	0	0		
0	E3	1	1	1	0	0	0	1	1	NOP	Command for no operation

Note
(1) "*" stands for "Don't care".

9. FUNCTIONAL SPECIFICATION

9.1 Commands

Refer to the Technical Manual for the SSD1306

9.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

9.2.1 Power up Sequence:

1. Power up V_{DD}
2. Send Display off command
3. Initialization
4. Clear Screen
5. Power up V_{CC}/ V_{BAT}
6. Delay 100ms
   (When V_{CC} is stable)
7. Send Display on command

9.2.2 Power down Sequence:

1. Send Display off command
2. Power down V_{CC} / V_{BAT}
3. Delay 100ms
   (When V_{CC} / V_{BAT} is reach 0 and panel is completely discharges)
4. Power down V_{DD}

Note 13:
1) Since an ESD protection circuit is connected between V_{DD} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{DD} whenever V_{DD} is ON and V_{CC} is OFF.
2) V_{CC} / V_{BAT} should be kept float (disable) when it is OFF.
3) Power Pins (V_{DD}, V_{CC}, V_{BAT}) can never be pulled to ground under any circumstance.
4) V_{DD} should not be power down before V_{CC} / V_{BAT} power down.

9.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:
1. Display is OFF
2. 128×32 Display Mode
3. Normal segment and display data column and row address mapping(SEG0 mapped to colum address 00h and COM0 mapped to row address 00h)4. Shift reqister data clear in serial interface
5. Display start line is set at display RAM address 0
6. Column address counter is set at 0
7. Normal scan direction of the COM outputs
8. Contrast control register is set at 7Fh
9. Normal display mode (Equivalent to A4h command)

9.4 Actual Application Example

If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

<Power down Sequence>

```
  ┌───────────────────┐        ┌────────────────────────────┐        ┌───────────────────────┐
  │  Normal Operation │        │     Power Stabilized       │        │  V_DD/V_BAT off State │
  └───────────────────┘        │  (100ms Delay Recommended) │        └───────────────────────┘
           │                   └────────────────────────────┘
           ▼                                 │
  ┌───────────────────┐                      ▼
  │  Set Display Off  │        ┌────────────────────────────┐
  │      0xAE         │        │    Power down V_BAT        │
  └───────────────────┘        │  (50ms Delay Recommended)  │
           │                   └────────────────────────────┘
           ▼                                 │
  ┌───────────────────┐                      ▼
  │  Set Charge Pump  │        ┌────────────────────────────┐
  │    0x8D, 0x10     │        │      Power down V_DD       │
  └───────────────────┘        └────────────────────────────┘
```

<Entering Sleep Mode>

```
  ┌───────────────────┐        ┌────────────────────────────┐        ┌───────────────────────┐
  │  Normal Operation │        │     Set Charge Pump        │        │     Sleep Mode        │
  └───────────────────┘        │       0x8D, 0x10           │        └───────────────────────┘
           │                   └────────────────────────────┘
           ▼                                 │
  ┌───────────────────┐                      ▼
  │  Set Display Off  │        ┌────────────────────────────┐
  │      0xAE         │        │     Power down V_BAT       │
  └───────────────────┘        └────────────────────────────┘
```

<Exiting Sleep Mode>

```
  ┌───────────────────┐        ┌────────────────────────────┐        ┌────────────────────────────┐
  │    Sleep Mode     │        │     Set Charge Pump        │        │     Power Stabilized       │
  └───────────────────┘        │       0x8D, 0x14           │        │  (100ms Delay Recommended) │
           │                   └────────────────────────────┘        └────────────────────────────┘
           ▼                                 │                                     │
  ┌────────────────────────────┐            ▼                                      ▼
  │     Power up V_BAT         │  ┌────────────────────────────┐        ┌───────────────────────┐
  │  (100ms Delay Recommended) │  │      Set Display On        │        │   Normal Operation    │
  └────────────────────────────┘  │          0xAF              │        └───────────────────────┘
                                  └────────────────────────────┘
```

10. MODULE ACCEPT QUALITY LEVEL (AQL)

    10.1 AQL Standard Value: Critical Defect =0.1, Major Defect=0.65; Minor Defect =2.5

    10.2 Inspection Standard: MIL-STD-105E Table Normal Inspection Single Sampling Level II

11. RELIABILITY TEST.

11 **Contents of Reliability Tests**

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	
Low Temperature Operation	-40°C, 240 hrs	
High Temperature Storage	85°C, 240 hrs	The operational functions work.
Low Temperature Storage	-40°C, 240 hrs	
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs	
Thermal Shock	-40°C ⇔ 85°C, 24 cycles 60 mins dwell	

* The samples used for the above tests do not include polarizer.
* No moisture condensation is observed during tests.

Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

12. QUALITY DESCRIPTION & APPLICTION NOTE

Please refer to "General Inspection Criteria" document.