

TFT MODULE

MODULE NO. :

KSET02406N-A40

Customer:
Approved by:

Approved by	Checked by	Prepared by

RECORDS OF REVISION

Part Number	Revision	Revision Content	Revised on
KSET02406N-A40	1.0	First issue	Nov. 19th, 2021



CONTENTS

1. GENERAL SPECIFICATIONS	4
2. INPUT/OUTPUT TERMINALS.....	5
3. ABSOLUTE MAXIMUM RATINGS	6
4. ELECTRICAL CHARACTERISTICS.....	6
5. TIMING CHART.....	7
6. OPTICAL CHARACTERISTICS.....	13
7. ENVIRONMENTAL / RELIABILITY TESTS.....	16
8. MECHANICAL DRAWING.....	17
9. PACKING.....	18
10. PRECAUTIONS FOR USE OF LCD MODULES.....	19

1. General Specifications

Feature		Spec
Display Spec	Size	2.4 inch
	Resolution	320(RGB) x 240
	Interface	MCU
	Technology type	a-si TFT
	Pixel pitch(mm)	0.153 x 0.153
	Display colors	TN
	TFT Driver IC:	ILI9341
	Viewing Direction	12:00
Mechanical Characteristics	LCM(W x H x D)(mm)	60.26 x 42.72x 2.30
	Active Area(mm)	36.72 x 48.91
	Weight (g)	TBD
	LED Numbers	4 LEDS

Note 1: Viewing direction for best image quality is different from TFT definition; there is a 180 degree shift.

Note 2: Requirements on Environmental Protection: RoHS.

Note 3: LCM weight tolerance: +/-5%.

2. Input/Output Terminals

No.	Symbol	Description																																																																																													
1	SDI	When IM[3] : Low, Serial in/out signal. When IM[3] : High, Serial input signal. The data is applied on the rising edge of the SCL signal.																																																																																													
2	SDO	Serial output signal. The data is outputted on the falling edge of the SCL signal.																																																																																													
3 4 5 6	IM0 IM1 IM2 IM3	Select the MCU interface mode <table border="1"> <thead> <tr> <th rowspan="2">IM3</th> <th rowspan="2">IM2</th> <th rowspan="2">IM1</th> <th rowspan="2">IM0</th> <th rowspan="2">MCU-Interface Mode</th> <th colspan="2">DB Pin in use</th> </tr> <tr> <th>Register/Content</th> <th>GRAM</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>80 MCU 8-bit bus interface I</td> <td>D[7:0]</td> <td>D[7:0]</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>80 MCU 16-bit bus interface I</td> <td>D[7:0]</td> <td>D[15:0]</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>80 MCU 9-bit bus interface I</td> <td>D[7:0]</td> <td>D[8:0]</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>80 MCU 18-bit bus interface I</td> <td>D[7:0]</td> <td>D[17:0]</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>3-wire 9-bit data serial interface I</td> <td colspan="2">SDA: In/OUT</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>4-wire 8-bit data serial interface I</td> <td colspan="2">SDA: In/OUT</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>80 MCU 16-bit bus interface II</td> <td>D[8:1]</td> <td>D[17:10], D[8:1]</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>80 MCU 8-bit bus interface II</td> <td>D[17:10]</td> <td>D[17:10]</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>80 MCU 18-bit bus interface II</td> <td>D[8:1]</td> <td>D[17:0]</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>80 MCU 9-bit bus interface II</td> <td>D[17:10]</td> <td>D[17:9]</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>3-wire 9-bit data serial interface II</td> <td colspan="2">SDI: In SDO: Out</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>4-wire 8-bit data serial interface II</td> <td colspan="2">SDI: In SDO: Out</td> </tr> </tbody> </table>	IM3	IM2	IM1	IM0	MCU-Interface Mode	DB Pin in use		Register/Content	GRAM	0	0	0	0	80 MCU 8-bit bus interface I	D[7:0]	D[7:0]	0	0	0	1	80 MCU 16-bit bus interface I	D[7:0]	D[15:0]	0	0	1	0	80 MCU 9-bit bus interface I	D[7:0]	D[8:0]	0	0	1	1	80 MCU 18-bit bus interface I	D[7:0]	D[17:0]	0	1	0	1	3-wire 9-bit data serial interface I	SDA: In/OUT		0	1	1	0	4-wire 8-bit data serial interface I	SDA: In/OUT		1	0	0	0	80 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1]	1	0	0	1	80 MCU 8-bit bus interface II	D[17:10]	D[17:10]	1	0	1	0	80 MCU 18-bit bus interface II	D[8:1]	D[17:0]	1	0	1	1	80 MCU 9-bit bus interface II	D[17:10]	D[17:9]	1	1	0	1	3-wire 9-bit data serial interface II	SDI: In SDO: Out		1	1	1	0	4-wire 8-bit data serial interface II	SDI: In SDO: Out	
IM3	IM2	IM1						IM0	MCU-Interface Mode	DB Pin in use																																																																																					
			Register/Content	GRAM																																																																																											
0	0	0	0	80 MCU 8-bit bus interface I	D[7:0]	D[7:0]																																																																																									
0	0	0	1	80 MCU 16-bit bus interface I	D[7:0]	D[15:0]																																																																																									
0	0	1	0	80 MCU 9-bit bus interface I	D[7:0]	D[8:0]																																																																																									
0	0	1	1	80 MCU 18-bit bus interface I	D[7:0]	D[17:0]																																																																																									
0	1	0	1	3-wire 9-bit data serial interface I	SDA: In/OUT																																																																																										
0	1	1	0	4-wire 8-bit data serial interface I	SDA: In/OUT																																																																																										
1	0	0	0	80 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1]																																																																																									
1	0	0	1	80 MCU 8-bit bus interface II	D[17:10]	D[17:10]																																																																																									
1	0	1	0	80 MCU 18-bit bus interface II	D[8:1]	D[17:0]																																																																																									
1	0	1	1	80 MCU 9-bit bus interface II	D[17:10]	D[17:9]																																																																																									
1	1	0	1	3-wire 9-bit data serial interface II	SDI: In SDO: Out																																																																																										
1	1	1	0	4-wire 8-bit data serial interface II	SDI: In SDO: Out																																																																																										
7	RESET	Reset PIN																																																																																													
8	VSYNC	Frame synchronizing signal for RGB interface operation																																																																																													
9	HSYNC	Line synchronizing signal for RGB interface operation.																																																																																													
10	DOTCLK	Dot clock signal for RGB interface operation.																																																																																													
11	DE	Data enable signal for RGB interface operation.																																																																																													
12-29	DB17-DB0	18-bit parallel bi-directional data bus for MCU system and RGB interface mode																																																																																													
30	RDX	8080- I /8080- II system (RDX): Serves as a read signal and MCU read data at the rising edge.																																																																																													
31	WRX	(WRX) - 8080- I /8080- II system: Serves as a write signal and writes data at the rising edge. (D/CX) - 4-line system: Serves as the selector of command or parameter.																																																																																													
32	DCX	Display data/command selection pin in parallel interface. This pin is used to be serial interface clock. DCX='1': display data or parameter. DCX='0': command data. If not used, please fix this pin at VDDI or DGND.																																																																																													

33	CSX	Chip select input pin (“Low” enable).
34	GND	Power Ground
35	VCI	Power supply
36	IOVCC	Power supply 1.8V-3.3V
37	NC	NC
38	NC	NC
39	LEDK	Backlight LED Cathode
40	LEDA	Backlight LED Anode.

3. Absolute Maximum Ratings

Item	Symbol	MIN	MAX	Unit	Remark
Supply Voltage	V _{DD}	-0.50	+4.6	V	
Supply Voltage(Logic)	V _{DDI}	-0.50	+4.6	V	
Driver Supply Voltage	VG _H -V _{GL}	-0.30	+30.0	V	
Operating Temperature	T _{OPR}	-20	70	°C	
Storage Temperature	T _{STG}	-30	80	°C	

4. Electrical Characteristics

4.1 Driving TFT LCD Panel

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Digital Supply Voltage	V _{DD}	2.8	3.0	3.3	V	
TFT Common Electrode	V _{COM}	4.0	4.5	6.4	V	
TFT Gata ON Voltage	V _{GH}	12.2		14.9	V	
TFT Gata ON Voltage	V _{GL}	-12.5		-7.16	V	


4.2. Driving Backlight

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I _F	-	60	80	mA	Note
Forward Voltage	V _F	2.8	3.1	3.3	V	
Backlight Power consumption	W _{BL}	-	135	-	nW	

Note: 1. The figure below shows the connection of backlight LED.


2. One LED: I_F=15mA, V_F=3.1V

3. The lifetime of LED: 50,000 hours




5. Timing Chart

5.1 Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	t _{ast}	Address setup time	0	-	ns	
	t _{ah}	Address hold time (Write/Read)	0	-	ns	
CSX	t _{chw}	CSX "H" pulse width	0	-	ns	
	t _{cs}	Chip Select setup time (Write)	15	-	ns	
	t _{rcs}	Chip Select setup time (Read ID)	45	-	ns	
	t _{rcsfm}	Chip Select setup time (Read FM)	355	-	ns	
	t _{csf}	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	t _{wc}	Write cycle	66	-	ns	
	t _{wrh}	Write Control pulse H duration	15	-	ns	
	t _{wrl}	Write Control pulse L duration	15	-	ns	
RDX (FM)	t _{r_{cfm}}	Read Cycle (FM)	450	-	ns	
	t _{r_{d_{hfm}}}	Read Control H duration (FM)	90	-	ns	
	t _{r_{d_{lfm}}}	Read Control L duration (FM)	355	-	ns	
RDX (ID)	t _{rc}	Read cycle (ID)	160	-	ns	
	t _{r_{dh}}	Read Control pulse H duration	90	-	ns	
	t _{r_{dl}}	Read Control pulse L duration	45	-	ns	
D[17:0], D[15:0], D[8:0], D[7:0]	t _{d_{st}}	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	t _{d_{ht}}	Write data hold time	10	-	ns	
	t _{r_{at}}	Read access time	-	40	ns	
	t _{r_{atfm}}	Read access time	-	340	ns	
	t _{r_{od}}	Read output disable time	20	80	ns	

Note: T_a = -30 to 70 °C, V_{DDI}=1.65V to 3.3V, V_{CI}=2.5V to 3.3V, V_{SS}=0V




5.2 Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- II system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time (Write/Read)	0	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trosfm	Chip Select setup time (Read FM)	355	-	ns	
	tcstf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
RDX (FM)	trcfm	Read Cycle (FM)	450	-	ns	
	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
RDX (ID)	trc	Read cycle (ID)	160	-	ns	
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0], D[17:10]&D[8:1], D[17:10], D[17:9]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	trafm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Note: $T_a = -30$ to 70 °C, $V_{DDI}=1.65V$ to $3.3V$, $V_{CI}=2.5V$ to $3.3V$, $V_{SS}=0V$.




5.3 Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
SCL	tscyww	Serial Clock Cycle (Write)	100	-	ns	
	tshw	SCL "H" Pulse Width (Write)	40	-	ns	
	tslw	SCL "L" Pulse Width (Write)	40	-	ns	
	tscywr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA / SDI (Input)	tsds	Data setup time (Write)	30	-	ns	
	tsdh	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	taoc	Access time (Read)	10	-	ns	
	toh	Output disable time (Read)	10	50	ns	
CSX	tscoc	SCL-CSX	20	-	ns	
	tchw	CSX "H" Pulse Width	40	-	ns	
	tcss	CSX-SCL Time	60	-	ns	
			65	-	ns	

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V




5.4 Display Serial Interface Timing Characteristics (4-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
CSX	t_{css}	Chip select time (Write)	40	-	ns	
	t_{csh}	Chip select hold time (Read)	40	-	ns	
SCL	t_{wc}	Serial clock cycle (Write)	100	-	ns	
	t_{wrh}	SCL "H" pulse width (Write)	40	-	ns	
	t_{wrl}	SCL "L" pulse width (Write)	40	-	ns	
	t_{rc}	Serial clock cycle (Read)	150	-	ns	
	t_{rdh}	SCL "H" pulse width (Read)	60	-	ns	
	t_{rdl}	SCL "L" pulse width (Read)	60	-	ns	
D/CX	t_{as}	D/CX setup time	10	-		
	t_{ah}	D/CX hold time (Write / Read)	10	-		
SDA / SDI (Input)	t_{ds}	Data setup time (Write)	30	-	ns	
	t_{dh}	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	t_{acc}	Access time (Read)	10	-	ns	For maximum CL=30pF
	t_{od}	Output disable time (Read)	10	50	ns	For minimum CL=8pF

Note: $T_a = 25\text{ }^\circ\text{C}$, $V_{DDI}=1.65\text{V to }3.3\text{V}$, $V_{CI}=2.5\text{V to }3.3\text{V}$, $AGND=VSS=0\text{V}$




5.5 Parallel 18/16/6-bit RGB Interface Timing Characteristics




Signal	Symbol	Parameter	min	max	Unit	Description	
VSYNC / HSYNC	t_{syncs}	VSYNC/HSYNC setup time	15	-	ns	18/16-bit bus RGB interface mode	
	t_{synch}	VSYNC/HSYNC hold time	15	-	ns		
DE	t_{ens}	DE setup time	15	-	ns		
	t_{enh}	DE hold time	15	-	ns		
D[17:0]	t_{pos}	Data setup time	15	-	ns		
	t_{pdh}	Data hold time	15	-	ns		
DOTCLK	$PWDH$	DOTCLK high-level period	15	-	ns		
	$PWDL$	DOTCLK low-level period	15	-	ns		
	t_{cycd}	DOTCLK cycle time	100	-	ns		
	t_{rgr}, t_{grf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns		
VSYNC / HSYNC	t_{syncs}	VSYNC/HSYNC setup time	15	-	ns		6-bit bus RGB interface mode
	t_{synch}	VSYNC/HSYNC hold time	15	-	ns		
DE	t_{ens}	DE setup time	15	-	ns		
	t_{enh}	DE hold time	15	-	ns		
D[17:0]	t_{pos}	Data setup time	15	-	ns		
	t_{pdh}	Data hold time	15	-	ns		
DOTCLK	$PWDH$	DOTCLK high-level pulse period	15	-	ns		
	$PWDL$	DOTCLK low-level pulse period	15	-	ns		
	t_{cycd}	DOTCLK cycle time	50	-	ns		
	t_{rgr}, t_{grf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns		

Note: $T_a = -30$ to 70 °C, $V_{DDI}=1.65V$ to $3.3V$, $V_{CI}=2.5V$ to $3.3V$, $AGND=VSS=0V$



5.6 Reset Timing



Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
				120 (Note 1, 6, 7)	ms

6. Optical Characteristics

Optical specifications

Items	Symbol	Condition	Specifications			Unit	Remark
			Min.	Typ.	Max.		
Contrast Ratio	CR	$\theta = 0$	300	400	-	-	Note
Response Time	T_R	25°C	-	20	30	ms	
	T_F		-	20	30	ms	
Chromaticity	Red	X_R	0.611	0.613	0.615	-	
		Y_R	0.333	0.335	0.337	-	
	Green	X_G	0.305	0.307	0.309	-	
		Y_G	0.558	0.560	0.562	-	
	Blue	X_B	0.133	0.135	0.137	-	
		Y_B	0.158	0.160	0.162	-	
White	X_W	0.324	0.326	0.328	-		
	Y_W	0.364	0.366	0.368	-		
Viewing angle	Hor.	$\phi R(3 \text{ o'clock})$	10	30	-	deg.	
		$\phi L(9 \text{ o'clock})$	10	30	-		
	Ver.	$\theta U(12 \text{ o'clock})$	10	30	-		
		$\theta D(6 \text{ o'clock})$	10	15	-		
Uniformity	U		75	80			
NTSC ratio				50		%	
Luminance	L_v		200	250		cd/m ²	

Note 1: Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{63} / L_0$$

L63: Luminance of gray level 63

L0: Luminance of gray level 0

$$CR = CR(10)$$

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note 5.

Note 2: Definition of Response Time (T_R , T_F):




Figure 2

Note 3: Viewing Angle:




Figure 3

The above “Viewing Angle” is the measuring position with Largest Contrast Ratio; not for good image quality. View Direction for good image quality is 6 O’clock. Module maker can increase the “Viewing Angle” by applying Wide View Film.

Note 4: Measurement Set-Up:

The LCD module should be stabilized at a given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Figure 4

Note 5: Definitions of colder chromaticity (CIE1931)

Color coordinates measured at center point of LCD.

Note 6: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (Refer Fig.2) Every measuring point is placed at the center of each measuring area.

$$\text{Luminance Uniformity}(U) = L_{\min}/L_{\max}$$

L-----Active area length W-----Active area width




Fig. 2 Definition of uniformity

Lmax: The measured maximum luminance of all measurement position.

Lmin: The measured minimum luminance of all measurement position.

Note 7: Definition of Luminance

Measure the luminance of white state at center point.


7. Environmental / Reliability Tests

No	Test Item	Condition	Remarks
1	High Temperature Operation	T _s = +70°C, 240hrs	Note 1 IEC60068-2-2, GB2423. 2-89
2	Low Temperature Operation	T _a = -20°C, 240hrs	Note 2 IEC60068-2-1 GB2423.1-89
3	High Temperature Storage	T _a = +80°C, 240hrs	IEC60068-2-2 GB2423. 2-89
4	Low Temperature Storage	T _a = +70°C, 240hrs	IEC60068-2-1 GB/T2423.1-89
5	High Temperature & Humidity Storage	T _a = +60°C, 90% RH max, 160 hours	IEC60068-2-3 GB/T2423.3-2006
6	Thermal Shock (Non-operation)	-30°C 30 min ~ +80°C 30 min Change time: 5min, 30 Cycle	Start with cold temperature, end with high temperature IEC60068-2-14, GB2423.22-87
7	Electro Static Discharge (Operation)	C=150pF, R=330 Ω, 5 points/panel Air: ±8KV, 5 times; Contact: ±4KV, 5 times; (Environment: 15°C ~ 35°C, 30% ~ 60%, 86Kpa ~ 106Kpa)	IEC61000-4-2 GB/T17626.2-1998
8	Vibration (Non-operation)	Frequency range: 10~55Hz, Stroke: 1.mm Sweep: 10Hz~55Hz~10Hz 2 hours for each direction of X .Y. Z. (package condition)	IEC60068-2-6 GB/T2423.5-1995
9	Shock (Non-operation)	60G 6ms, ± X, ±Y, ± Z 3 times for each direction	IEC60068-2-27 GB/T2423.5-1995
10	Package Drop Test	Height: 80 cm, 1 corner, 3 edges, 6 surfaces	IEC60068-2-32 GB/T2423.8-1995

Note: 1. T_S is the temperature of panel's surface.


2. T_a is the ambient temperature of sample.

8. Mechanical Drawing



9. Packing

Packing Method



1. Put module into tray cavity:
2. Tray stacking.
3. Put 1 cardboard under the tray stack and 1 cardboard above:
4. Fix the cardboard to the tray stack with adhesive tape:
5. Put the tray stack into carton.
6. Carton sealing with adhesive tape.

10. Precautions for Use of LCD modules**10.1 Handling Precautions**

10.1.1. The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.

10.1.2. If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.

10.1.3. Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.

10.1.4. The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.

10.1.5. If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:

- Isopropyl alcohol
- Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketene
- Aromatic solvents

10.1.6. Do not attempt to disassemble the LCD Module.

10.1.7. If the logic circuit power is off, do not apply the input signals.

10.1.8. To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.

10.1.8.1. Be sure to ground the body when handling the LCD Modules.

10.1.8.2. Tools required for assembly, such as soldering irons, must be properly ground.

10.1.8.3. To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.

10.1.8.4. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.